SW_MUX_CTL_PAD_GPIO_AD_B0_09

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B0_09

MUX_MODE=ALT0, SION=DISABLED

SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: ENET_RDATA01 of instance: enet

1 (ALT1): Select mux mode: ALT1 mux port: LPI2C3_SDA of instance: lpi2c3

2 (ALT2): Select mux mode: ALT2 mux port: LPUART1_RTS_B of instance: lpuart1

3 (ALT3): Select mux mode: ALT3 mux port: KPP_ROW00 of instance: kpp

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO09 of instance: gpio1

6 (ALT6): Select mux mode: ALT6 mux port: ARM_CM7_RXEV of instance: cm7_mxrt

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B0_09

() ()